System Verilog and Formal Verification
Design Verification Interview Questions
1,116 design verification interview questions shared by candidates
Example verification cases for a two-port memory block with address, data in, data out and a r/w enable.
asked about uvm and system verilog.few questions about sv constraints
Explain the I2C protocol
Describe the testbench you created for a particular project
Q: What is the use of the factory in UVM?
Basic electronics question - 2:1 Mux, truthtable, DFF, FPGA design flow
Draw the IDD diagram (current as a function of time) of an inverter when the input switches from OFF to ON.
related to projects and your role in the project
Difference between AXI and AHB and based on AXi channels
Viewing 1041 - 1050 interview questions