what is the flow of UVM methodology, and structural view of verification ?
Design Verification Interview Questions
1,116 design verification interview questions shared by candidates
related to the offered role skills
basic SV questions
They asked me about functions and verilog.
One of the questions was: What is the difference between validation and verification?
Basic Electronics Questions (resistors, diodes, op-amps) and about yourself
*Tell me about the background of your family. *How is the position related to your degree or what got you interested for the position?
MUX , DEMUX , Sequential circuit, combinational circuit
sequence detector FSM, write its verilog code
Can you tell me about yourself? What are your strengths and weaknesses? Describe a challenging situation at work and how you handled it. Why do you want to work for this company? How do you handle stress and pressure?
Viewing 951 - 960 interview questions