what is casex and casez in verilog
Engenheiro Ic Interview Questions
585 engenheiro ic interview questions shared by candidates
They asked about a common source amplifier with degeneration, what is the gain with and without the degeneration resistor. For the second part of the same question the drain and the gate were tied together.
Asked about amplifiers, switched cap circuits, band gap, current mirrors
Given an analog integrator, what is the time domain response for a pulse Vin
for the MOS opamp, what happens if W is too large
Where is the largest resistance of the analog switch
explain compensation of basic op amp
draw an instrumentation amp input stage
construct a 3 input NAND from two input NAND gates
explain compensation of basic op amp
Viewing 171 - 180 interview questions
See Interview Questions for Similar Jobs
Analista Sinal Misto Ic , Engenheiro De Design SêniorTecnólogo De Engenharia MecânicaEngenheiro De Design RficEngenheiro Eletricista GraduadoEngenheiro De Design EletrônicoConsultor De Engenharia ElétricaEngenheiro De Design Elétrico SêniorTécnico De Engenharia MecânicaEngenheiro IEngenheiro De Design LógicoEngenheiro De Projeto De CircuitoTecnologia De Engenharia MecânicaEngenheiro Mecânico Design MédicoEngenheiro De RadarEngenheiro De Design CpuEngenheiroEngenheiro Eletro-ópticoEngenheiro Ii