opamp with resistors forming an inverting amplifier, gain -2. Non inv input at gnd = 0V There is additional resistor (R3) from inverting input to gnd. what is the voltage gain
Junior Design Engineer Interview Questions
31,081 junior design engineer interview questions shared by candidates
Describe one of the difficulties faced in one of the recent projects at University
Design a "Student" class where every time you create an new instance of the class, there is a total student counter that increments.
Setup and hold time questions. How can this circuit violate setup time? What should be the minimum clock frequency?
Generate a 2Ghz clock and code the FSM (The one with the asynchronous reset) in verilog.
Describe what this Verilog Code does.
Draw a NAND with transistors
What did you do at your previous co-op employer?
Give me an example of asynchronous finite state machine.
What are populat ATPG algorithms?
Viewing 1081 - 1090 interview questions
See Interview Questions for Similar Jobs
Cad Drafter DesignerCad Cam Design EngineerCad EngineeringDesign BuildCad Design EngineerCad EngineerDesigner DrafterDesign AgencyProduct Design EngineerCad Designer ManagerCad Engineer InternCad DesignDrafter DesignerDrafting DesignArchitectural Designer Internship ArchitectDesign Sales ConsultantCad DrafterEngineering Design