Time response of Voltage across capacitor in an RC circuit being excited with different inputs (step, ramp, triangular, pulse). Viewing RC series as Low pass filter. Questions on Virtual grounding in opamp.
Senior Analog Design Engineer Interview Questions
790 senior analog design engineer interview questions shared by candidates
Do a presentation of a previous project
Ask me what I want to achieve in TI
1. Difference between Asynchronous and Synchronous reset. 2. VHDL code for Asynchronous reset. 3. What is the difference between hard error and soft error. Explain in detail.
mostly analog basics like RC RL and escalate to opamps
Compensation of amplifiers, stability, oscillators
Strong arm latch. Describe output waveform from the initial phase to the final state
R-RC-R circuit. What is the step response?
Aptitude questions were being asked to test our analytical abilities
Rlc circuits, mosfet small signal analysis, differential amplifiers, opamp basics.
Viewing 741 - 750 interview questions