explain what is OO?
Senior Verification Engineer Interview Questions
3,655 senior verification engineer interview questions shared by candidates
SV and UVM questions on each main topics.
Computer Architecture
what is the 3 Cs in cache miss?
What is an iterator.
They asked me a hypothetical situation of how to take a break and regroup on a bad production day.
About your current job. PBX, IP telephone, SIP
Asked to explain logic behind process of changing a key on a keyboard
The one thing that the interviewee asked was to verify a block of test code, that was in Verilog. He just shown me a digital signal, and , then asked me to verify that waveform, according to the design. For this case, I need to write a verilog testbench.
Fifo related questions and logics
Viewing 261 - 270 interview questions