Linked lists, pointers, arrays, registers, and more.
Senior Verification Engineer Interview Questions
3,655 senior verification engineer interview questions shared by candidates
Questions were on digital design, FSM, waveform analysis, verilog coding with inter and intra delays, SVA, test bench scenario writing, CPU vs GPU and pipelining.
The hour-long interview was mostly about the current projects.
write a function that will change variables a<->b without "*", "+", "\", "-"
Easy programming questions, in technical rounds think aloud
I was asked to solve/find the number of 1s in an given integer number in C++ Unexpected question since the position is for SystemVerilog only
Read after write sequence implementation
A question about a house with 4 light bulbs
couple of programming questions like sorting an array of names into ascending, finding out a palindrome...
Coding questions with digital logic questions
Viewing 3421 - 3430 interview questions