My projects which was relevant to job role
Senior Verification Engineer Interview Questions
3,655 senior verification engineer interview questions shared by candidates
Asked me questions on Tessent tool
Basic SV/UVM questions
Mainly about FSM's and basics of programming languages, It is a plus if you understand the perspective of a HDL.
Implement Linked list - Verification components in a testbench - Modify classic 5 stage pipeline to accommodate SMT -
What is your strength and weeknesses
testbench and test plan.
FIFO Depth, SV assertions, Multi-threading and OOP concepts
1. Few questions on writing constraints for certain scenarios. 2. FSM for number divisible by 3 3. UVM subscriber, sequences, TLM ports and FIFO. 4. write code for random number generation for given distribution and ranges. 5. byte addressing in an integer memory system. 6. constrain for non-overlapping segment-addresses generation. 7. Explain any testbench architecture you have worked on. 8. Lots of simple questions to test SystemVerilog and OOP concepts.
what did you do in old job why do you want to apply here etc
Viewing 3561 - 3570 interview questions