- Switch 2 variable's content without temporary variable. - Create an array with all the numbers from 0 to Size - 1 in random order and without duplicates.
Senior Verification Engineer Interview Questions
3,654 senior verification engineer interview questions shared by candidates
Draw out the circuit simple verilog code would synthesize to
Basic CMOS Physical design related Sta Tool related
Uvm phases and explain them
Tech Interview: Basic Questions like Lifo Fifo, Stack Queues, Logic Gates HR Interview: About myself, Job expectation, Other Interests
Question on Project, tool awareness, uvm methodology, driver code and testplan development.
How would you use a DMM (digital multimeter) to debug hardware?
tlm and its benefits. difference between blocking and nonblocking transactions
detailed test plan for a synchronous fifo
* Have you used UVM? * What is your knowledge level of SystemVerilog?
Viewing 3621 - 3630 interview questions