Q: SystemVerilog syntax questions Q: Design a clock in verilog without any existing clock signals Q: Some flip-flop/latch design questions at clock-domain crossing.
Verification Engineer Interview Questions
3,655 verification engineer interview questions shared by candidates
1. why use OOP 2. comp arch question 3. logic design
comp arch. pipeline. etc
What are the stages in the pipeline?
Imagine if there was a word-file with a random word printed per line, how would you design a program that can parse through it and return the word with the amount of occurrences?
What is "wire" in System Verilog?
what value the interviewee could supply to the company?
If you had to add cache in the pipeline stage, where would you add it?
Usage of trees
Questions ranged from logic gates, computer architecture (pipelining ooo), verification and software (data structures)
Viewing 1171 - 1180 interview questions