define tlm fifo's?
Verification Engineer Interview Questions
3,656 verification engineer interview questions shared by candidates
Describe coverage types, describe comlexity of environmentst that you work so far, UVM reg model
given some waveforms , draw circuit
1. about previous experirnce
All basics of System Verilog
uvm basic, ovm basic and python
Not really difficult, jut really technical
What is the purpose of a capacitor and why would you want to have one or multiple on a circuit.
Round 1: 1. What is Functional Verification? Round 2: 1. What is the difference between Verilog and System Verilog? 2. What is the difference between Blocking and Non-Blocking assignment? 3. What is an FSM 4. Mealy and Moore machine 5. What is the difference between synchronous and asynchronous design? 6. Verification using test environment 7. UVM testbench 8. Synthesis design model 9. Critical path 10. Setup time and Hold time 11. Metastable state And some more verification related stuff
Formal verification basics, writing assertions, etc.
Viewing 1801 - 1810 interview questions