Domande legate a quali strategie usare per testare funzionalità di ASIC
Verification Engineer Interview Questions
3,654 verification engineer interview questions shared by candidates
Mainly System verilog and uvm bases questions,Set up time hold time How to generate a skewed clock How to do clock domain crossing Create a sequence generator Sorting based alogorithm Questions
Timing diagram out put and combinational circuit output
how would you delete an object in SV? what happens when you assign a parent to child? Explain UPF and what we can accomplish using it?
How would you count the number of objects you created for a particular class?
State Machine, Verilog code writing
1. Write a program to find prime numbers in between 2 to 100 2. Verilog code for frequency divided by 5 circuit 3. Verilog code for generic full adder 4. To find errors in a c code based on static type
How many phases are in Uvm and what is the order of execution
What is outstanding and out of order transaction
SV and UVM and the lastest projects
Viewing 2671 - 2680 interview questions