UVM phases and uses are a must.
Verification Interview Questions
3,649 verification interview questions shared by candidates
Offered coding questions on the spot at the last ten minutes of the interview.
What is ASIC Design flow?
Whatever you have worked on, Specialisation ,SV and UVM. Prepare well whatever you have mentioned in your resume.
Digital Electronics:- FSM, Register, Flip flop, MUX. Verilog:- write program for FSM, clock generator, mux. SystemVerilog:- programming question based on randomisation. UVM:- write code for driver sequencer ,Tlm ports.
Basics and some basic circuit verification
explain ASIC flow
already sv is there.... why UVM required??
explain about UVM TB architecture? explain what is UVM factory
What is your weakest quality?
Viewing 3501 - 3510 interview questions