verilog code for mux,FSM,encoder,clock generator
Asic Engineer Interview Questions
1,319 asic engineer interview questions shared by candidates
Complete asic flow. Power reduction techniques. Mech Project. Basic digital design and computer architecture related questions. FSM design of round robin arbiter.
Basic digital questions Verilog questions
Tell me about yourself is the first question
Most of the questions about basic rc rl filters CMOS Verilog FSMs stuck at faults
setup and hold time -implementing and gate using mux
setup time hold time, implement and gate using mux 2-1 and asynchronous fifo implementation and MIPS data path
Asked about clock domain crossing, asynchronous clocks, and difference between sequential and combinational logic.
Mostly about verilog, Problem solving skills
Ask about all vlsi field and digital logic design
Viewing 711 - 720 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer