What are setup time and hold time?
Senior Asic Design Engineer Interview Questions
811 senior asic design engineer interview questions shared by candidates
1. Tell me a little about yourself. 2. What got you interested in FPGAs?
- about SV, FIFO design, arbiter design
Then asks questions in SV & UVM starting from basic concepts to transaction level modelling & even asks you to develop a UVC for a protocol.
My projects which was relevant to job role
Asked me questions on Tessent tool
FIFO, clock gating, latches
Latch and flip flop and rtl design
DCO circuit diagram. analog approach and digital approach
what is your salary expectations
Viewing 801 - 810 interview questions