Difference between protocols i2c,amba and abh abp
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
C++ coding for LRU policy in cache memory design
Set up and Hold time, Latch and FIFO, FSM, String and Pointer in C,
What is boundary scan?
OOPS, SV, UVM and Cache
setup and hold time, flip-flop/latch design, how would you verify a design?
i have mentioned all the interview question above
Given a truth table, draw the corresponding diagram. I was also asked questions on level triggered/edge triggered (which one is safer...stuff like that). Code the solution in Verilog/VHDL.
Given a black box circuit and its truth table, use it to implement a NOT gate
Questions related to the work
Viewing 251 - 260 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager