Verilog based questions - circuit was given and then i had to give an optimized code for it.
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
What is register renaming? How it works?
Leetcode style coding problems (array and bit manipulation)
Power of 2, asynchronized and synchronized reset
Verify a packet processing DUT where packets coming in have a certain priority.
Construct FSM that accepts the string 110
Implement a random number generator in c++ and reduce the complexity, asked me to write the code
Difference between Nonblocking vs blocking assignments
Explain about FIFO, Clk generation, State machine
Given an array of N elements and an array of M elements, both sorted in ascending order, create an array C that combines A and B in ascending order.
Viewing 681 - 690 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager