Difference between Verilog and SV. Difference between blocking and non-blocking. Inheritance and virtual functions. Many C codes such as reverse an array, reverse bits of a number, get all even bits of a number, Fibonacci series, generate a random floating point number between a and b, Find a number in an array for which sum of all elements to its left= sum of all elements to its right. Few questions on digital logic such as finding minimum gates required for a given truth table, sequence detector, generate AND gate from 2 input mux etc.
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
What is your experience with random constrained stimulus?
Write verilog code for any flipflop. variations were also asked.
Why is program block needed. What is clocking block. Program for clock without always. Differnce between always_combo and always.
Pipeline , caches, TLB , virtual memory
The asked about past work experience.
crazy nonsense questions. How do you measure voltage of the wave from modelsim in gtkwave.? each question on each word in resume.
show how code coverage and function coverage works. explain with code
APB and AXI protocol explation with all signals.
questions on digital electronics and verilog
Viewing 721 - 730 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager