1. about asynchronous feedback logic. I did not know asynchronous circuits.
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
Difference between true and false dependencies
OFDM Block Diagram Set up time and hold time Basic questions on multiplexers
Array, system verilog,uvm, mailbox Queue fifo configdb etc
Project related question and basic of analog
basic knowledge about vlsi
How can you access files in python? How will you access n number of files in python and replace a workd in each file?
what is a diode and MOSFET and finfet
Which basic component present in SV and UVM test bench?
Asked to write half adder verilog code
Viewing 781 - 790 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager