Setup time and hold time calculations of a design? Optimization of FPGA design interms of power, timing while makking frequency efficient.
Senior Fpga Engineer Interview Questions
681 senior fpga engineer interview questions shared by candidates
About what I did in different jobs that I had
Given this basic design interface, what things would you verify?
Programming project in Verilog language
Q: what is FIR/IIR and the difference between them
They asked about my previous work. Asked about my interests for the future.
Design a data structure that can add, remove, get random element at O(1) time complexity
Given an array, calculate the minimum cost of modifying all elements to a single number.
What is the pull up?
Good. no hard questions. asked behavioral and two coding questions. 1. about the GCD Euclidean Algorithm 2. about implementing it in Verilog
Viewing 441 - 450 interview questions
See Interview Questions for Similar Jobs
Senior Asic Design EngineerSenior Fpga Design EngineerFpga Development EngineerVlsi EngineerSenior Analog Design EngineerStaff Hardware EngineerDigital Asic Design EngineerSystems Design EngineerHardware Design EngineerSenior Hardware Design EngineerHardware Development EngineerStaff Firmware EngineerSenior Vlsi Design EngineerSenior Hardware EngineerStaff Design EngineerIc Digital Design EngineerDigital Circuit Design EngineerDigital Design Engineer