PD flow Synthesis flow Power aware design About schooling grades Humiliation
Senior Physical Design Engineer Interview Questions
712 senior physical design engineer interview questions shared by candidates
what is cts ,floorplan, routing process
questions about basic digital design
set up time, hold time , digital logic etc , comp arch, c++, perl
Basics of clock gating and virtual clocks
Clock tree synthesis, STA
Tell me about yourself
Upf commands CTS and power relation Mscts advantages Low power techniques
they asked about my project, what all physical cells that I know, what is ICG and some aptitude questions
CMOS inverter layout and basic mos theory, STA problem for setup and hold , static and dynamic power reduction. All Interviewer are very helpful if you struck somewhere.
Viewing 241 - 250 interview questions