functional, code coverage ,priority encoder explanation, SV
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
Difference between task and function.
Calculate bandwidth for 16 bit data bus, data rate: 50 MHz and only 25% of time.
Waiting for interview to be held. Will update once done
The questions in the first interview were mostly about C semantics and rules. Nothing fancy, but you should know the nuances of the language.
Introduce the experience you have related to verification.
1. Some simple random stimulus with specified constraints
I had a phone screen - basic SV and UVM multiple choice questions. Second round - OOPs concepts, some verification concepts (types of coverage, stimulus).
System verilog, UVM scoreboard/monitor coding
Q1: verification plan for a stated scenario
Viewing 1021 - 1030 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager