Lcm, Swap, Factorial for C coding Write constraints in system verilog
Senior Design Verification Engineer Interview Questions
1,116 senior design verification engineer interview questions shared by candidates
It gets very technical ranging from Electrical fundamentals to RF fundamentals and then they start to dig deep on each aspect. Know your chip caps really well! I was asked questions on smith charts, imedance matching, typical RF receiver/transmitter systems, signal integrity issues, characteristics of RF amps. As far as behavioral questions were concerned - challenges faced in your last project, how did u solve it and what would your ex boss say about you if I asked him for a reference.
How to have accurate testing when you a large test case to cover.
Questions mostly about the project. Basics of Pcie protocol
1. Difference between inter assignment and intra assignment delay 2. Blocking and Non- blocking procedural block 3. How to design AND gate using MUX 4. Signals used in FIFO. 5. Do FIFO required address or not? 6. What do you understand by synchronous and asynchronous circuit. 7. How can we disable the randomisation ? 8. Why we use virtual interface in verification environment? 9. How to select and give in the particular testcase which were generated in generator block?
UVM concepts, assertions, tb arch
Question about digital design and system verilog and uvm related questions
What products of the company do you know? tell me a project you have done in the past and what did you learn form it..what would you change.. write 2 little projects in VHDL or Verilog (a state machine and a counter).. explain what you did..
What is the difference between task and function
What's pipelining? What's cache coherency?
Viewing 541 - 550 interview questions